design and fabrication of a self-contained 10-b monolithic digital-to-analog converter is described. To overcome the limitations of standard bipolar processing and to achieve a circuit with reasonably low process sensitivities, a new process incorporating ion implantation is used. The circuit has been designed in a manner to fully utilize the characteristics of this process with the objective of high performance along with simple wafer processing. System considerations as well as the design of each component block are discussed.
I. INTRODUCTION

A
COMMON
problem has plagued monolithic analog integrated circuits since their inception: poor component tolerance. However, early workers in the field quickly recognized the advantages of being able to fabricate large numbers of components, in close proximity to one another, on a. single silicon substrate [1] .
Designers began using the excellent matching characteristics of integrated components to their advantage as well as the relative economy of active components over passive components. During the ensuing years great strides forward in circuit design techniques and process sophistication have been made to the point where many monolithic circuits outperform their discrete counterparts, often at a lower cost [2] . In spite of these achievements, many circuit applications still exist to challenge both circuit and process engineer with virtually the same tolerance problems. The high-accuracy monolithic digital-to-analog converter (DAC) is such a circuit.
The monolithic circuit to be described in this paper is a completely self-contained 10-b DAC which requires no external precision components. Overall system accuracy (~0.05 percent) is ensured through the use of well-matched internal components. The unique characteristics of ion implantation have been combined with standard bipolar process technology to achieve the high precision required by this circuit. Thus, the DAC can be manufactured on the same process line with ultrahigh volume circuits such as operational amplifiers with only a minimum of extra handling. 
II. CIRCUIT APPROACHES SUITABLE FOR MONOLITHIC
REALIZATION
Many techniques are available for converting a parallel input digital signal into an analog signal. Most can be categorized into one of three groups: 1) pulsewidth modulation; 2) binary weighting; 3) binary attenuation.
The pulsewidth modulation method offers some advantages for high-resolution monolithic DAC'S but is limited to low-speed applications [3] .
The second and third categories are very similar but have some rather subtle differences especially when monolithic realization is considered. The binary weighting approach is shown in Fig. 1 . Here a 3-b converter is formed by summing the collector currents of Q,, Qz, and Q3 through three digitally controlled switches D,, D2, and D3. These currents are weighted in a binary manner by the R-2R resistor ladder network. Because each transistor operates with a different collector current, the geometry of each transistor must be scaled, as shown, to maintain equal emitter current density and therefore equal base-emitter voltage drops (VB~). Differences in VB~between current sources changes the termination voltage for the R-2R ladder leading to errors in the binary weighting. The problem becomes especially acute for high-accuracy converters; a 10-b DAC requires a 512:1 current ratio. Due to the weighting of emitter currents, a binary weighted voltaged drop is generated across the series emitter resistors. This presents a subtle problem for monolithic integration since resistors are ,. normally formed by reversed biased p and n-type semi- The binary attenuation method shown in Fig. 2 circumvents several of the problems of the binary weighted approach by separating the R-2R ladder network and the series feedback current setting resistors. The current sources formed by Ql, Q.z,and Q~along with the resistors R~are now identical in value. These currents are switched into the binary attenuator to attain the weighted output current. With the voltage drop across RB being the same for all bits, VCR will not produce any errors in current cell matching, thus allowing RD to be made large using a high sheet resistance process. The resistors in the binary attenuator do have differing voltage drops but these can be made negligibly small since R can be made small without sacrificing accuracy. Thus, optimization of the I" R versus VBE matching tradeoff can be made without requiring excess die area or high power dissipation. This scheme has two additional advantages stemming from the identical current cells. VBE matching of identical transistors operating at the same current level, is better than scaled transistors operating with scaled currents. Also, each cell has the same transient response when switched, giving faster settling for lower order bits and less output glitching [5] .~E !&zA!F:D'FFu 
III. MONOLITHICRESISTORTECHNOLOGIES
In order to realize the advantages which the equal valued current approach offers, large resistance values are needed. This requires a resistor process with high sheet resistance. Other requirements of the resistor process are high matching accuracy, good stability, and ease of fabrication. Since resistors are such an important factor in DAC'S, a statistical comparison was made between the most widely used monolithic resistor technologies with respect to sheet resistance, matching, and temperature sensitivity. The technologies that were examined are 1) diffusion; 2) thin film; 3) ion implantation.
Cross sections of these are shown in Fig. 3 .
Diffused resistors, as shown in Fig. 3 (a), represent the least complicated technology from a processing standpoint since no additional process steps are required in a standard bipolar process. However, sheet resistance is usually limited to under 200 fI/,u.
Thin-film resistors, shown in Fig. 3 (b), are made by depositing a thin layer of resistive material, tantalum in this case, on an oxidized substrate. Being surface devices, thin-film resistors require careful passivation to maintain long-term stability. Typically, two passivation layers are required to obtain stability sufficient for DAC applications. From a processing standpoint, this is the most complex resistor technology.
An ion-implanted resistor cross section is shown in Fig. 3(c) . Usually, the contact beds are formed by the base diffusion. Then a p-type layer is formed by ion implantation. Finally a post-implant heat treatment ia used to electrically activate the ions, thereby obtaining the desired sheet resistance. The sheet resistance of the implanted layer is typically much higher than the dif -fused contact beds so that the resistance value is almost completely determined by the implantation.
Since the ion dose can lbe controlled very accurately, excellent definition of the absolute value of resistors, as well as g,ood matching between resistor pairs, can be obtained. Also, since the device, unlike a thin-film resistor, is formed within the semiconductor substrate, it is passivated by silicon dioxide in the same manner as a diffused resistor. In other words, the ion-implanted resistor combines the advantages of bulk diffused devices with the high sheet resistance of thin-film devices.
The details of the, resistor comparison are given in the Appendix along with a summary of the results. These results indicate that ion-implanted resistors match as well or better than diffused resistors while having nearly an order of magnitude higher sheet resistance. This can be achieved with a process which contains only one additional masking step in conjunction with an easily controlled ion-implantation step. Additionally, since the ionimplanted resistors do not require any high-temperature processing, all previous diffusion steps are unaffected. This is a key feature of t,he process since it allows all active components in the circuit to be fabricated by a standard diffusion process and the high-accuracy resistors to be formed at a subsequent time without interaction [6].
IV. DIGITAL-TO-ANALOG CIRCUIT DESIGN
A block diagram of the monolithic DAC is shown in Fig. 4 . The ten equal valued current cells are biased in parallel from a reference current cell which is part of a negative feedback loop. Tlhe feedback loop sets the reference current at a value given by
In this configuration, the current of each cell will be the same as I,ef so long as each cell matches the reference cell and therefore absolute parameter variations are automatically compensated. The multiplying input Vmult may be used to obtain 100-percent modulation of the reference voltage and thus the current of each cell. The binary R-2R attenuator generates the weighted output current, lo~. This current may be converted into a voltage VOA which is given by ----
'L-T---J I Qs is driven from a common current control bus by the compensation amplifier as shown in Fig. 4 . Neglecting, for the moment, QGand R~z, '1= *(VEL')=4vEil ')
If the current cells in the DAC are to match with less than O.I-percent error, the common-base current. gain a must also match with less than O.I-percent error. For a worst case~mismatch of 25 percent, a minimum absolute~of almost 400 would be required. While this is well within present technological limits, it does require some special processing and is not desirable on a circuit of this complexity. This minimum~constraint can be reduced by the addition of transistor Qe and resistor RD2 [7] . If 1~~is made equal to 1~5 and 0.75 < /1~5/~~G < 1.25, then in the worst case, the error current flowing in R~l due to the finite p of Q5 is multiplied by at least 4 or the minimum absolute gain is reduced to 400,/4 = 100, The emitter-coupled current switch, made up of transistors Ql, Q2, and QT, steers the cell current between the + V bus and the binary attenuator. The Darlington connection of QI and Q7 minimizes current transmission errors to the attenuator and again reduces the minimumf or good cell matching. High switching speeds are achieved by limiting the voltage swing at the collector 
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For TTL compatibility Vin (threshold) = 1.5 V. Thus R7/R8 = 2.15. If AV = 450 mV then REi/Re = 0.69. Under these conditions the propagation delay and settling time (to 0.1 percent) for the output current~oA is approximately 10 ns and 100 ns, respectively. extremely low temperature coefficient if the circuit is to have a wide operating temperature range. For example, if the DAC is to be~LSB accurate over the commercial temperature range (O to 75°C) the complete converter should not drift more than 10 ppm/°C. Since such low drift is difficult to achieve with present technology, it is customary to simply specify the full-scale drift of the DAC output. Two kinds of reference circuits which are suitable for monolithic integration are Zener diode circuits and circuits which mike use of the band-gap principle [8] . A band-gap-type circuit was chosen for the 10-b DAC because the temperature compensation depends, to a first order, only on VB~matching and resistor ratios. Zener diode references normally are more surface sensitive and depend on the absolute value of the base sheet resistance, which is more difficult to control.
A simplified circuit diagram of the voltage reference circuit is shown in Fig. 7 . This circuit uses the positive temperature drift of the VB~difference (AVBE) between transistors operating at different current densities to cancel the negative drift of the absolute base-emitter voltage. The combination of transistors Ql, Qz, and Qs provide the positive drift component by forcing A1'Bt o appear across the parallel combination of resistors RI and Rz. This voltage is multiplied by -Rs (R1 + Rz) / RIRZ and compensates for the negative drift of the Darlington pair Q5 and Q6. The transistors QEi, QG,QT and Qs form a high gain feedback loop which provides regulation and low output impedance for the reference voltage, The approximate value of the reference voltage (V,,,) is given by where Jl, z and Js are the current densities in transistors Ql, Q2, and QS, respectively. These current densities are determined by the resistors R,, Rz, and RS as well as by the ratio of emitter areas between Ql, Qz, and Q~. To ensure tight thermal tracking of devices within the reference circuit, and to minimize the effects of chip thermal gradients, the transistors Ql, Q~, and Qi are made from groups of parallel connected transistors which are topologically symmetric about Q5 and Qc. Similar layout considerations were used for the resistors RI, R?, Rs, and R5. With this circuit, temperature drifts of less than 10 ppm/°C have been realized over the O to 75°C temperature range.
To convert the DAC output current IOA into a voltage, a transimpedance amplifier is required, as shown in While this open-loop gain is not difficult to achieve in a two-stage amplifier, circuit yields would be low for a single operational amplifier requiring 170,3< 0.5 mV. Fortunately, one has the freedom to null this offset initially, then the total drift in Vo~with ambient changes must not exceed 0.5 mV. For the O to 75°C operating range dVo.~0.5 mV dT -= 6.7 LLV/OC. 75°C However, for a differential amplifier with balanced loads, there is a direct correlation between dl'08/dT and Vos since tightly matched transistors will track each other more closely [9] . It has been shown that for each millivolt of offset voltage, the offset drift will be approximately 3.3 ,pV/°C [9] . Thus the greatest input offset voltage which can be tolerated for the summing amplifier is VO s' <6.7 fiV/°C/3.3 V/°C/mV 32 mV.
This limit should not appreciably diminish yields. A simplified schematic drawing of the summing anlplifier is shown' in Fig. 8 . A modified second-generation design is used with feed-forward compensation to enhance the transient response without degrading dc stability. The lateral p-n-p transistors Qs and Q1 have split collectors to reduce the first-stage transconductance and simplify biasing. This technique provides high slew rates by allowing the first-stage bias current to be increased without increasing the compensation capacitor C? [10] . The second stage is a resistively loaded common-emitter amplifier comprised of Qg and R4. A low parasitic ionimplanted resistor is used for R4 to maintain wide bandwidth. High-frequency input signals are fed forward around the narrow band, first, stage by Cl and R~. A frequency-compensation capacitor C, of approximately 5 pF is used to control the damping factor or output settling time. While dissipating less than 25 mW the summing amplifier has a slew rate of 20V/ps and settles to 0.05 percent in 2 ps.
V. INTEGRATED-CIRCUIT
LAYOUT AND PERFORMANCE
The inherent accuracy of the DAC described here is heavily dependent on component matching. This has been stated repeatedly in the descriptions of each of the blocks for the converter system. Integrating all of these blocks on a single silicon substrate presents numerous problems. High-speed switching signals must be isolated from high-accuracy reference signals. Power dissipation on the chip must be distributed so that variations of the output level do not produce thermal feedback which can seriously affect output. linearity. To overcome these potential problems, the current switches and R-2R ladder are arranged in a horseshoe pattern as shown in Fig. 9 . With this arrangement the center line of power dissipation is independent of input code. Power buses are symmetrically arranged and fed so that ohmic metal drops do not affect accuracy. The summing amplifier is located symmetrically with respect to the reference and feedback resistors as well as the voltage reference and compensation amplifier. This configuration makes the output linearity virtually independent of load current. The chip size is 113 mil by 124 mil and contains 140 transistors, 25 diodes, and over 530 k~of precision resistance. Fig . 10 shows the typical connection of external components for the DAC which requires only two external adjustments to provide 10-b accuracy. The zero adjustment nulls the system offsets, which are typically less than 5 mV, by varying the voltage on the noninverting input to the summing amplifier. Full scale is adjusted by varying the multiplying input which changes the effective reference voltage. Due to the absence of thermal feedback, these two adjustments are sufficient to achieveL SB accuracy for the converter over a O to 50°C operating range. The performance of the system is summarized in l?ig. 11. The temperature coefficient (TC) of the basic converter, with an external zero TC voltage reference, is less than 5 ppm/°C. The output slew rate when operating in the multiplying, mode is limited to 5 V/p.s by the compensation amplifier in the current cell bias system.
VI. CONCLUSION
The design and fabrication of a 10-b monolithic DAC has required the optimization of both circuit. and process technologies. To meet the severe accuracy requirements (@.05 percent) in a complex system, a circuit has been designed around a process which complements the design without overly complicating processing.
This has been accomplished through the use of ion implantation to form the precision resistor ladder networks. Electrical and thermal interactions between components of the DAC have been analyzed to ensure that the system performance is not compromised by integration. The realization of a high-accuracy (10-b) monolithic DAC indicates that integrated-circuit technology has not only moved toward large-scale systems but also toward systems which can provide the precision only previously available with discrete or hybrid techniques. 
TABLE I EXPERIMENTALRESULTS OF COMPARATIVE RESISTOR EVALUATION
APPENDIX
In order to determine a suitable resistor process for high-precision linear integrated circuits such as DAC'S, a comparative evaluation of resistors made by the standard-diffusion, by thin-film, and by ion-implantation processes, was carried out. The experiment was done with production processing, and a large number of devices was processed so that statistical analysis could be performed on the data. The statistical analysis included measurement of electrical parameters of resistor pairs with different geometries, calculation of distributions for absolute and matching tolerances, and calculation of percentile distributions. Fig. 12 shows a block diagram of the measurement procedure.
The results of this experiment are summarized in Table I. The nominal sheet resistance values of 1000 and 1250~/o for the thin-film and ion-implant process, respectively, were chosen for both process and layout compatibility. A wide range of sheet resistance values are available for both processes. The mean and standard deviation for matching are defined as follows: where AR, = R,l -R,z and R% = (Ril + Rrz)/2, R,l and Rrz being the ith matched pair. The four columns in Table I under }natching tolerance give the sigma and the mean for resistors of 10~and 40~linewidth, respectively. An independent calculation of mean and standard deviation allows a better comparison of the three processes. The mean reflects biased errors due to mask offsets and/or geometry and is relatively independent of the
